



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20590  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/043,099	01/14/2002	Hiroshi Moriya	500.41080X00	6738

20457 7590 10/08/2002

ANTONELLI TERRY STOUT AND KRAUS  
SUITE 1800  
1300 NORTH SEVENTEENTH STREET  
ARLINGTON, VA 22209

EXAMINER

RAO, SHRINIVAS H

ART UNIT

PAPER NUMBER

2814

DATE MAILED: 10/08/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/043,099

Applicant(s)

MORIYA ET AL.

Examiner

Steven H. Rao

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 06 September 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☐ Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) 6-8 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☐ Claim(s) 1-5 and 9-16 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 14 January 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) ☒ All b) ☐ Some \* c) ☐ None of:

1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a) ☐ The translation of the foreign language provisional application has been received.

15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other:

Art Unit: 2814

## **DETAILED ACTION**

### ***Priority***

Receipt is acknowledged of paper submitted under 35 U.S.C. 119(a)-(d), claiming priority from Japanese Patent Application Nos. 2001-41097 filed Feb. 19, 2001 and 2001-8306 filed January 16, 2001 which papers have been placed of record in the file.

### ***Election/Restrictions***

Applicant's election without traverse of claims 1-5 and 9-16 in Paper No. 5 is acknowledged.

### ***Information Disclosure Statement***

Acknowledgment is made of receipt of Applicant's Information Disclosure Statement (PTO-1449) filed January 14, 2002

The references on PTO 1499 submitted on 01/14/2002 are acknowledged. All the cited references have been considered. However the foreign patents and documents cited by applicant are considered to the extent that could be understood from the abstract and drawings.

### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Art Unit: 2814

Claims , 1,2,3,4,5,9,10,11,12-16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 1,2,3,4,5,9,10,11, and 12-16 all contain the phrase, " mainly composed of a material ... It is not understood what applicants' intend to include/exclude by the expression " mainly composed of " . Further the prior art, and knowledge of one skilled in the art does not clarify what applicants' intend to include/exclude by the expression.

Claim 9 is also rejected for containing the phrase " in a high proportion" similar to the above it is not clear what applicants' intend to include/exclude from the claim.

Claim10 is also rejected for containing the phrase " for calculations or memories" similar to the above it is not clear what applicants' intend to include/exclude from the claim.

Claims 13-16 are rejected at least for depending upon rejected claim 12.

Appropriate correction isrequired.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 5, 9 and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by Japanese patent Publication No. 53010283 ( herein after Matsushita.).

Art Unit: 2814

With respect to claims 1, 9, 11, Matsushita describes a semiconductor device including a semiconductor substrate Abstract line 1 all MOS transistors have a semiconductor substrate), gate insulators formed on said substrate and gate electrodes formed on said insulators ( Basic abstract), said gate insulators which are mainly composed of a material selected from titanium oxide, zirconium oxide and hafnium oxide ( Basic abstract lines 3-5)and in which compression strain is produced ( Basic abstract line 9-10) , said semiconductor device equipped with Mos transistors. ( Abstract line 1).

With respect to claim 5, wherein the insulator comprises a film mainly composed of silicon oxide and an overlying film mainly composed of a material selected from titanium oxide, zirconium oxide and hafnium oxide ( Matsushita page 438 line 7 from the bottom left hand side coloum

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 2-4, 10, 12-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsushita as applied to claims 1,5,9 and 11 above and further in view of Van Dover ( U.S. Patent No. 6093944 herein after Van Dover).

With respect to claims 2, 4 Matsushita describes a semiconductor device including a semiconductor substrate, gate insulators formed on the substrate and gate electrodes formed on the gate insulators as stated above.

Matsushita does not specifically describe or teach the gate insulator layer is mainly composed of titanium oxide having a rutile crystal structure.

However, Van Dover a patent from the same field of endeavor, describes in fig.2 and col. 1 lines 53-56 describes Titanium oxide as gate oxides and col. 6 lines 27-29 for rutile) to form (TiO<sub>2</sub>) dielectric films having sufficiently low leakage currents for reliable use in DRAM devices.

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to include VanDover's titanium oxide in Matsushita's device to form (TiO<sub>2</sub>) dielectric films having sufficiently low leakage currents for reliable use in DRAM devices.

In which compression strain is produced, and said semiconductor device equipped with Mos transistors( see above under claim 1 above, ( Basic abstract line 9-

Claim 4 further specifies that tensile strain is produced in the gate insulator and tensile strain is produced in the gate electrode ( Matsushita describes all types of strain including both the compression and tensile strains being produced in both the gate insulators and the gate electrode)

Art Unit: 2814

With respect to claim 3, it repeats all the steps of claim 2 and further adds wherein the thermal expansion coefficient of the main composing material of the gate electrodes is greater than the liner coefficient of the titanium oxide .

Matsushita and VanDover describes all the steps of that are repeated from claim 2 as shown above.

Further VanDover describes a polysilicon gate in col. 4 lines 40-45 similar to that described in Applicants' specification page 14 lines 3-8 in the same context and for the same purpose and therefore what is true for applicants' ( their polysilicon gate wherein the thermal expansion coefficient of the main composing material of the gate electrodes is greater than the liner coefficient of the titanium oxide) is also true for VanDover's polysilicon gate.

With respect to claim 9 it repeats all the steps of claim 2 and further adds that a second MOS transistor has a gate insulator containing silicon oxide in a high proportion.

( Matsushita page 438, Van Dover fig.1)

With respect to claim 10, it repeats all the steps of claim 2 and further adds that used for I/O. ( Van Dover – Dram or memory device having a memory circuit ( calculations or memories) and a peripheral circuit ( Input/Output i.e. I/O).

With respect to claim 11, it repeats all the steps of claim 1 and further adds that the gate insulator has a multiplayer structure ( Van Dover fig. 1).

With respect to claim 12, it repeats all the steps of claim 2 and further adds that the main crystal structure of the titanium oxide is anatase ( Van Dover col.6 line 29) and

Art Unit: 2814

the state of strain of the channel region of said semiconductor substrate is tensile strain. ( Matsushita Abstract 4<sup>th</sup> line from last).

With respect to claim 13, wherein a silicon oxide film or a titanium silicate film is deposited between the semiconductor substrate and said titanium oxide gate insulator ( Van Dover col. 4 lines 45-50).

With respect to claim 14, wherein the gate electrodes have a phosphorus or boron-added polycrystalline silicon film, (Van Dover claim 7) and a silicon oxide film or a titanium silicate film is inter posed between the gate electrodes and the titanium oxide gate insulators. (Van Dover col. 4 lines 45-50).

With respect to claim 15, wherein the gate electrodes include a tungsten film, a molybdenum film, a tungsten nitride film, a tungsten boride film, a tungsten silicide film or a laminate thereof ( Van Dover Van Dover col. 4 lines 50-55).

Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Matsushita as applied to claims 1,5,9 and 11 above and further in view of Van Dover ( U.S. Patent No. 6093944 herein after Van Dover). And Lau (U.S. Patent No. 6,249

With respect to claim 16, wherein the gate electrodes include a ruthenium oxide film which is in contact with the titanium oxide gate insulator.

Matsushita and VanDoren do not specifically describe a gate electrode to include ruthenium oxide .

However, Lau , a patent from the same field of endeavor describes in col. 5 line 8



Art Unit: 2814

Describes a gate electrode of ruthenium oxide to repair the pinholes in the oxide insulator layers which lead current leakage in the device.

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to include Lau's gate electrode of ruthenium oxide in Matsushita and VanDover's device to repair the pinholes in the oxide insulator layers which lead current leakage in the device.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven H. Rao whose telephone number is (703) 3065945. The examiner can normally be reached on 8.00 to 5.00.

The fax phone numbers for the organization where this application or proceeding is assigned are (703) 7463926 for regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 3067722.



Steven H. Rao

Patent Examiner

September 28, 2002.



**JEROME JACKSON**  
**PRIMARY EXAMINER**